課程資訊
課程名稱
高等計算機結構
Advanced Computer Architecture 
開課學期
105-2 
授課對象
電機資訊學院  電子工程學研究所  
授課教師
楊佳玲 
課號
CSIE5059 
課程識別碼
922 U1470 
班次
 
學分
3.0 
全/半年
半年 
必/選修
選修 
上課時間
星期二7,8,9(14:20~17:20) 
上課地點
資310 
備註
總人數上限:30人 
Ceiba 課程網頁
http://ceiba.ntu.edu.tw/1052CSIE5059_ 
課程簡介影片
 
核心能力關聯
核心能力與課程規劃關聯圖
課程大綱
為確保您我的權利,請尊重智慧財產權及不得非法影印
課程概述

Computer architecture has evolved — from a world of mainframes, minicomputers, and microprocessors, to a world dominated by microprocessors, and now into a world where microprocessors themselves are encompassing all the complexity of mainframe computers.  

課程目標
This course focuses on advanced computer architecture design such as deep pipelining, techniques to exploit instruction level parallelism and thread level parallelism, and memory hierarchy management.
Students will acquire the skills of evaluating the performance of alternative design choices in system design. 
課程要求
待補 
預期每週課後學習時數
 
Office Hours
 
指定閱讀
待補 
參考書目
Textbook & Reference Books:
(1) Computer Architecture: A Quantitative Approach. 5th Edition, John L.
Hennessy and David A. Patterson, Morgan, 20011
(2) Selected papers 
評量方式
(僅供參考)
   
課程進度
週次
日期
單元主題
第1週
2/21  Course Introduction 
第2週
2/28  228放假 
第3週
3/07  Basics of Computer Architecture Design
 
第4週
3/14  Instruction-Level Parallelism   
第5週
3/21  Memory Hierarchy: Cache & DRAM Architecture  
第6週
3/28  Parallel architecture  
第7週
4/04  No class 
第8週
4/11  Paper presentation I : DRAM optimization
1. 沈恩禾: A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM (ISCA'12)
2. 姜博允: Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning (MICRO'11)
3. 林孟瑤: CREAM: A Concurrent-Refresh-Aware DRAM Memory System (HPCA'14) 
第9週
4/18  Midterm Exam 
第10週
4/25  Data-level parallelism/
Term project announcement 
第11週
5/02  [Lecture]
Low-power architecture  
第12週
5/09  [Lecture]
warehouse computing 
第13週
5/16  Paper Presentation II: GPU

1. 陳永傑: Divergence-Aware Warp Scheduling (MICRO'13)
2. 柯志霖: Warped Register File: A Power Efficient Register File for GPGPUs (HPCA'13)
 
第14週
5/23  Paper Presentation III: Storage architecture

1. 江懿友: On the Performance Variation in Modern Storage Stacks (FAST'17)
2. 趙一穎: To FUSE or Not to FUSE: Performance of User-Space File Systems (FAST'17) 
第15週
5/30  端午節放假 
第16週
6/06  Paper Presentation IV: Accelerator Design
1. 陳貽祥: Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures (ISCA'14)
2. 陳啟中: Supporting Address Translation for Accelerator-Centric Architectures (HPCA'17)
3. 吳奕亨: Minerva: Enabling Low-Power, High-Accuracy Deep Neural Network Accelerators (ISCA'16)
 
第17週
6/13  Project Presentation